

WHAT IS CLAIMED IS:

1. An integrated circuit comprising:
a first die having:
 - 5 a substrate with an electrical circuit;
an interconnect formed on the substrate and electrically
connected to the electrical circuit;
a passivation layer formed on the interconnect;
a plurality of first bonding pads formed on the passivation
10 layer, the first bonding pads being electrically connected to the
interconnect;
a plurality of second bonding pads formed on the
passivation layer, the second bonding pads being electrically connected
to the interconnect;
 - 15 a second die having:
 - a micro-electromechanical structure having an inductance;
a plurality of third bonding pads connected to the micro-
electromechanical structure; and
a plurality of connectors electrically connected to the second
20 bonding pads and the third bonding pads.
2. The integrated circuit of claim 1 and further comprising:
a semiconductor package, the semiconductor package having a
plurality of fourth bonding pads, a plurality of circuit board connectors,
25 and internal routing that electrically connects the plurality of fourth
bonding pads to the plurality of circuit board connectors, the first die
being attached to the semiconductor package; and
a plurality of wires connected to the first bonding pads and the
fourth bonding pads.

10561941v1

072219-0261615 (P05089)

3. The integrated circuit of claim 1 wherein the second die further includes a micro-electromechanical structure that has a capacitance.

5

4. A method of forming an integrated circuit, the method comprising the steps of:

forming a first die from a first wafer, the first die having:

a substrate with an electrical circuit;

10 an interconnect formed on the substrate and electrically connected to the electrical circuit;

a passivation layer formed on the interconnect;

a plurality of first bonding pads formed on the passivation layer, the first bonding pads being electrically connected to the

15 interconnect; and

a plurality of second bonding pads formed on the passivation layer, the second bonding pads being electrically connected to the interconnect;

20 forming a second die from a second wafer, the second die having:

a micro-electromechanical structure having an inductance;

and

a plurality of third bonding pads connected to the micro-electromechanical structure; and

25 attaching the third bonding pads of the second die to the second bonding pads of the first die.

5. The method of claim 4 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps and the second

10561941v1

072219-0261615 (P05089)

PATENT

die is fabricated at a second facility using a different second sequence of fabrication steps.

6. The method of claim 4 wherein the first die is fabricated at
5 a facility using a first sequence of fabrication steps and the second die is
fabricated at the facility using a different second sequence of fabrication
steps.

7. The method of claim 4 wherein the third bonding pads of
10 the second die are attached to the second bonding pads of the first die
at the first facility.

8. The method of claim 4 wherein the third bonding pads of
the second die are attached to the second bonding pads of the first die
15 at the second facility.

9. The method of claim 4 wherein the third bonding pads of
the second die are attached to the second bonding pads of the first die
at a third facility.

20
10. The method of claim 4 and further comprising the step of
attaching the first die to a semiconductor package, the semiconductor
package having a plurality of fourth bonding pads, a plurality of circuit
board connectors, and internal routing that electrically connects the
25 plurality of fourth bonding pads to the plurality of circuit board
connectors.

11. The method of claim 10 wherein the first die is fabricated
at a first facility using a first sequence of fabrication steps, the second
10561941v1
072219-0261615 (P05089)

PATENT

die is fabricated at a second facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at a third facility, and the first die is attached to the semiconductor package at the third facility.

5

12. The method of claim 10 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second die is fabricated at a second facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at a third facility, and the first die is attached to the semiconductor package at a fourth facility.

13. The method of claim 10 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second die is fabricated at a second facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at the first facility, and the first die is attached to the semiconductor package at the first facility.

14. The method of claim 10 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second die is fabricated at a second facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at the second facility, and the first die is attached to the semiconductor package at the second facility.

15. The method of claim 10 wherein the first die is fabricated at a facility using a first sequence of fabrication steps, the second die is fabricated at the facility using a different second sequence of fabrication

10561941v1
072219-0261615 (P05089)

steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at the facility, and the first die is attached to the semiconductor package at the facility.

5 16. The method of claim 10 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second die is fabricated at the first facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at a second facility, and the
10 first die is attached to the semiconductor package at the second facility.

 17. The method of claim 10 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second die is fabricated at the first facility using a different second sequence of
15 fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at a second facility, and the first die is attached to the semiconductor package at a third facility.

 18. The method of claim 10 and further comprising the step of
20 attaching a plurality of conductive wires to the plurality of first bonding pads and the plurality of fourth bonding pads.

 19. The method of claim 18 wherein the first die is fabricated at a first facility using a first sequence of fabrication steps, the second
25 die is fabricated at a second facility using a different second sequence of fabrication steps, the third bonding pads of the second die are attached to the second bonding pads of the first die at a third facility, the first die is attached to the semiconductor package at a fourth facility, and the plurality of conductive wires are attached in the fourth facility.

10561941v1

072219-0261615 (P05089)

PATENT

20. The method of claim 4 wherein the second die further includes a micro-electromechanical structure that has a capacitance.

5

10561941v1
072219-0261615 (P05089)